exposed to high voltages in the field. Many studies explore the mechanisms, how to avoid PID, and ways to test crystalline silicon (c-Si) modules, including the international standard IEC TS 62804-1:2015 [1] , [2] . However, no published international document defines the test methods that should be performed to detect PID in thin-film modules. Actually, conclusive results are lacking about the conditions in which PID develops, as well as its effects on module performance and integrity. Particularly in the case of copper indium gallium diselenide (CIGS) modules, mixed results-from weak or no effect to strong degradationcan be found in the literature [3] [4] [5] [6] . Some reasons for these different results are the variation in CIGS cell structures and different experimental PID test procedures, which may include whether the front or back side of the module is grounded, the polarity of the bias, and the duration of the test. In general, the mechanism associated with PID degradation in CIGS is understood as the migration of Na + ions, although different effects can be found depending on whether or not there is moisture ingress [7] , [2] . Some studies documented degradation in backgrounded configuration with PID stress [5] , [6] . Na is considered to be introduced in this configuration from the back glass of the module, diffusing through the Mo base contact. But other publications [4] have reported PID degradation in samples grounded from the front side, concluding that Na was moving from the top glass to the ZnO. It was suggested that PID of CIGS modules may primarily result from the enhanced recombination in their p-n junction [4] .
The extent of the recovery after either reversing the bias or keeping the modules at room temperature also shows variable results. Some studies pointed out that the type of buffer layer seems to determine the Na distribution during PID and recovery, observing recovery when CdS is used and almost no recovery when Zn(O, S) is employed [6] .
With this background, the purpose of this study is to investigate the methods for PID testing in CIGS samples and to analyze the extent of degradation and recovery in these samples, paying special attention to the following aspects: 1) Applying high voltage from the front or the back side of the samples; 2) Comparing alkaline glass samples to low-alkaline glass samples. While a recent study was focused in the study of alkali metal drift and diffusion effects when switching substrates in CIGS samples [8] , the present work is focused on analyzing the polyisobutylene edge seal, and top glass. A detailed description of the manufacturing process and first tests carried out in the samples can be found in [9] and [10] . The CIGS for these devices did not have alkali precursors or postdeposition treatments. All alkalis in the CIGS films came from the glass substrates. Initial tests were performed on samples with the composition as described in the previous sequence, with standard glass and EVA and Ti/Ag/Ti trilayer structure for contact leads. After that, another experimental split was tested, replacing the conventional soda-lime glass (SLG) of both sides by borosilicate glass (BSG). This work focuses on the experiments performed in the generation of coupons with different glasses.
B. Procedure
Samples were stressed in a climatic chamber at 85°C and 10% relative humidity (RH) with a system previously described [11] . Among the different options for PID stress proposed in the standard IEC TS 62804-1, we chose the method whereby the Al foil is placed on the perimeter of the module that spans from the module edges to the active cell circuit. This foil simulates a grounded module frame and is connected to the ground terminal of the dc voltage supply. Taking this into account, four configurations are possible that depend on the position of the foil (front or back side of the sample) and the type of bias (positive or negative). A picture of the cells with a schematic diagram of the connections is shown in Fig. 1 . The seven cells are short-circuited.
Experiments were performed in samples with SLG and two types of low-alkaline BSG denoted as BSG1 (Eagle 2000 low- alkaline glass with a Log10 volume resistivity of 12.5 Ω · cm) and BSG2 (D263 BSG with a Log10 volume resistivity of 1.6 × 10 8 Ω · cm). Table I summarizes the first round of experiments in samples with SLG and BSG1. First, two submodules of each type were stressed to −1000 V, grounding from both sides, and then the bias was reversed (sections a and b in Table I ). Then, the same samples were stressed, together with a control sample of each type, to isolate PID from other degradation. In the table, FG indicates that samples are front-grounded, and BG indicates back-grounded samples.
After this round of experiments, another shorter round of only 25 h in the most damaging configuration (−1000 V, BG) was performed on new samples to corroborate the results. In this experiment, the glass of the BSG sample was changed to D263 BSG-also with low-alkaline but the higher content of Kbecause it has been proven to enhance the initial efficiency of CIGS PV cells [8] . Samples with this type of glass are referred to as BSG2.
The characterization of the samples in each experiment was performed according to the following steps.
1) Initial characterization: Measurement of the I-V curve at 1000 W/m 2 and 25°C (STC) and in dark conditions (DIV) at 25°C. This characterization was performed for all seven cells of each coupon. 2) Placement of the cells in the climatic chamber and measurement at 25°C. 3) Heat soaking at 85°C and RH <10% (one week, or less if DIV are stable). 4) PID test: Bias the cells to −1000 V at 85°C and RH <10%. Daily measurement of DIV curves at stress temperature on two cells of each coupon. 5) Remove the high-voltage stress, ramp the chamber temperature to 25°C, and perform DIV measurement. 6) Final characterization as in step 1. The heat soaking phase was chosen to isolate degradation due to high voltage from other thermally activated processes [12] . Light soaking is documented to improve CIGS performance both in short and long term [13] , [14] , whereas dark storage usually has a detrimental effect [15] . It is also reported that PID tests in the dark can correspond to higher degradation than those observed in the field when modules are under light [16] . Both effects, light soaking and PID under light or bias, are highly dependent on the type of CIGS cell. In our case and based on the previous work [12] , the heat-soaking phase was performed in the dark and at the same temperature and conditions as the PID test. The purpose was to stabilize the CIGS performance, which permits isolation of the independent variable causing the degradation (high voltage in the case of PID). Once the sequence is followed, the reversibility was tested in some of the experiments by repeating the sequence with opposite polarity of the voltage in Step 4.
Step 6-measurements under illumination at 25°C-was performed only in some of the sequences; for example, this measurement was not performed between tests a and b. The extent of degradation was analyzed by comparing the performance parameters of initial and final measurements and by evaluating the changes in dark I-V curves during PID stress. A way to quantify the degradation in power during the experiment is to transpose the dark I-V curves from the first to the fourth quadrant by adding the value of the short-circuit current (I sc ) measured at 1000 W/m 2 [17] [18] [19] . This method, proven to be valid for reporting PID degradation in c-Si modules, was adapted when applied to CdTe modules in view of the degradation mechanism observed by aligning the DIV results with intermediate flash test measurements [20] .
In addition, the analysis of the curves through a fundamental model for PV devices can give insight into the prominent mechanism causing PID degradation. The single-exponential diode equation has been widely used to describe the behavior of different types of PV devices, including thin-film PV [21] . For dark I-V curves, the equation is described as follows:
where J 0 is the diode saturation current density, m is the diode ideality factor, R s is the series resistance, R sh is the shunt resistance, and V T is the thermal voltage (K T/e) with K as the Boltzmann constant, e as the electron charge, and T as the temperature in Kelvin.
Equation (1) has been used to model the dark I-V curves under PID tests. Model parameters were calculated using the free software 2/3-Diode Fit [22] . For the measured curves, the software provides a good estimation of model parameters using as initial guesses the slopes around I sc and open-circuit voltage for R sh and R s , m = 1, and J 0 at forward bias using the previously estimated R s . From these starting parameters, optimized parameters are obtained through an iterative procedure.
III. RESULTS AND DISCUSSION

A. Front-Grounded Versus Back-Grounded PID in SLG and BSG Samples
The observation of dark I-V curves during PID sequences and the extrapolation of the dark I-V curve to the first quadrant showed a different behavior depending on the side to which the negative voltage was applied, and also, on the type of glass. For some CIGS samples, a failure in the superposition of light and dark I-V curves has been reported [23] , [24] . In this work, the procedure has been used to estimate the dark peak power (P max DIV), obtained as the maximum product I × V of the measured dark I-V curve transposed to the first quadrant by the addition of I sc of the sample at STC (or testing conditions) taking into account the initial and final flash test. It serves as an indicator of how dark I-V curves change during PID, and it can give an estimate of the apparent power losses during PID. In general, it was observed that the application of the procedure in SLG samples more easily matched the curves under illumination than in the case of BSG samples. Fig. 2 shows an example of the relation between P max DIV with respect to its original value at STC during the course of tests a and b.
In Fig. 2 , a heat-soaking phase at 85°C during 170 h is indicated as HS in the figure, PID stress applying −1000 V to the samples during 142 h is indicated as region I in the figure, and the reversal of the voltage polarity for recovery during more than 600 h is indicated as region II in the figure.
The evolution of the relative power from the dark I-V curves summarized in Fig. 2 shows drift of ±10% in the normalized STC P max associated with various changes in the cell parameters of the BSG samples. But the drift contains elements of a fitting error because it does not quantify well, for example, large changes in series resistance. However, we must contrast this to the SLG samples. The front-grounded SLG samples clearly exhibit high stability of DIV-determined P max whether under dark heat or under dark heat with the bias to the extent tested here, and with the back-grounded SLG samples, which again clearly show stability in dark heat, but severe PID sensitivity when an electric field is applied. These samples are slightly recoverable without bias and significantly recoverable with reverse-polarity stress (see Sections I and II in Fig. 2) .
During the course of the experiment, we focus on parts of the dark I-V curves that show more changes: either the low-voltage region, indicating changes mainly in saturation current and shunt resistance, or the high-voltage region, which usually indicates changes in series resistance. During the dark heat-soaking phase, SLG DIV curves were stable, whereas BSG samples showed changes both in the low-and high-voltage areas of the curves, indicating an increase in J 0 and R s . When applying voltage (−1000 V, back-grounded), BSG samples continued their gradual changes and SLG samples exhibited a fast degradation. Fig. 3 shows an example of DIV evolution of both sample types during the first part of the experiment. In the figure, full symbols refer to the heat-soaking phase and open symbols correspond to −1000 V stress. Although, the explanation of this behavior in BSG1 samples is not completely understood, it seems that in this case high potential is not the driving force to induce the changes in these types of samples, but test-specific degradation due to thermal diffusion of alkali metals that have been observed at relatively low temperatures [25] . Previous studies extending the stressing PID time on BSG2 samples to drive comparable K + into the junction from BSG relative to Na + from SLG showed a similar PID in all samples, confirming that PID is due to the physical accumulation of ions in the junction [8] .
Test c increased the time up to 336 h in SLG samples frontgrounded to −1000 V to corroborate if these samples are insensitive to this PID test mode. It was found that although frontgrounded SLG samples remain stable during the first days of PID (confirmed in test a), degradation begins after a certain stress time. In our case, this stress time was 168 h for one of the cells tested and 216 h for the other. An example in Fig. 4 shows the dark I-V curves of one of the SLG cells that were frontgrounded to −1000 V for more than 300 h (test c). Considering 85°C with foil-grounding for this long duration is a relatively stressful condition, the result suggests that this PID mode may be much less relevant than that of PID with the electric field applied on the rear. The legend in the graph indicates the number of hours since the connection to high voltage. One can appreciate that noticeable changes begin after more than 150 h. The control sample placed in the chamber remained stable during the whole experiment. The relative power with respect to the initial power at 85°C obtained from DIV (P max /P max0 (DIV, T)), presented in Fig. 5 for the two cells that were submitted to this 336-h experiment, is 0.64 and 0.81. A slight recovery was observed at the time the samples were kept at 85°C before setting the temperature to 25°and removing the cells from the chamber for characterization under the light. The measurements under light show the same reduction in power as that observed in the DIV curves, as shown in Table II .
B. I-V Curve Fitting
One of the hypotheses for PID degradation in thin-film modules is the movement of Na + ions from the glass into the CdS/ZnO. Capacity-voltage (C-V) measurements in the first tests carried out [10] indicated changes in the p-n junction, with a reduced carrier concentration and an increase of depletion width. The decrease in ionized carrier concentration would reduce the built-in potential and increase the saturation current. So, the calculation and analysis of I-V curve model parameters could provide supporting information about the degradation mechanisms of samples undergoing PID. An exponential model of (1) was applied to dark I-V curves measured during PID tests in the back-grounded configuration, because it was found to be the fastest degrading case with −1000 V applied. There were few experimental results to follow the procedure and evaluate changes in the model parameters, so a 25-h experiment was performed with new samples to monitor degradation and measure a highly degraded I-V curve before the failure. BSG samples used in this experiment have the D263 BSG with higher K content.
When fitting these measured SLG curves, the main variations were observed to be produced first in J 0 , and after that, in R sh . Other model parameters did not have significant changes unless there is a massive degradation of the sample, in which case there is also an increase in R s [see the evolution of SLG samples in Fig. 3(a) ]. Before this late stage, fitting was achieved with R s = 0.6795 Ω cm 2 and m = 1.5 for the SLG curves uniformly, and the other model parameters J 0 and R sh as indicators of the degradation were calculated. The I-V measurements were taken in intervals of about 400 min, so we estimated intermediate curves based on the modeling parameters to help visualize the degradation. R sh reduced gradually and was assumed to reduce linearly with PID time. Other authors [26] have found that R sh can be used as a parameter to monitor the degradation due to PID in silicon wafer cells, showing an exponential variation with PID stress time. In this particular case, a linear approximation seems to be a good choice because of the fast degradation of SLG samples, small number of intermediate curves showing degradation, and variation of R sh with time in the testing period.
For the case of J 0 , the variations are too asymmetric, and the differences in magnitude between the initial and final point make it difficult to estimate intermediate data with consistency. Among the non-linear models commonly used to model fastdecay processes [27] , we used an exponential logistic model with two parameters. Nevertheless, these results need to be taken with caution and cannot be generalized because there are few data points to reliably interpolate the decreasing trend.
The modeling parameters J 0 and R sh , which show the progression of the degradations, are shown in Table III , where bold numbers are obtained from the measured DIV curves and the Rows presented in bold correspond to parameters obtained from the measured dark I-V curve, and the others are estimated supposing a linear decrease of R sh with time and a logistic model for J 0 . R s = 0.679 Ω cm 2 and m = 1.5. Table III . Common value of m = 1.5 and R s = 0.6795 Ω cm 2 is used.
others are calculated with the procedure described above. With these considerations, the progression of degradation is shown in Fig. 6 . Unlike the case of the SLG samples, these BSG2 samples show almost no degradation in this 25-h experiment, with very small variation in model parameters. Fig. 7(a) shows the experimental and modeled DIV curves of the BSG sample undergoing PID, with all curves overlapping. The reason for this is the lower conductivity of the BSG compared to the SLG as was presented in the previous study [8] , where it is shown that these samples led to about 35× less leakage current than SLG samples. Nevertheless, we observed that although the 85°C dark I-V curves showed almost no change, those measured at 25°C before and after the 25-h PID test showed variations in a high voltage area with a reduction in the slope indicating an increase in R s [see Fig. 7(a) ]. A control sample placed in the chamber with the same conditions except for the connection to high voltage also showed a change in the 25°C curve, although to a smaller extent [see Fig. 7(b) ]. In fact, at high voltages and 25°C, this BSG control sample showed a small "roll-over" effect. This "roll-over" effect is attributed to a second junction developed at low temperatures at the interface or the back, causing a non-exponential dependence between current and voltage [28] . It has also been observed at room temperature in Na-free CIGS samples [29] , and other authors found it in both high-Na and Na-free samples [5] . When calculating model parameters at 25°C, we excluded the points of the curve at higher voltages showing the roll-over effect. The relation between the initial R s at 25°C and the one calculated after this 25-h stress test is 0.37 for the sample undergoing PID stress and 0.63 for the sample kept as a control. These changes can be due to specific degradations of BSG samples when they are exposed to high temperatures in the dark [30] , [31] . One-diode model parameters for the 25°C curves are presented in Table IV .
C. Recovery by Reversing Bias
PID has been demonstrated to be recovered in c-Si modules by applying heat, reversing the bias, or combining both heat and reverse bias. For the case of thin-film modules, some authors pointed out the reversibility of PID in CIGS modules [4] . They show that highly degraded CIGS modules could recover properties up to almost their initial values either by reverse biasing for 7 days (after 7 days PID stress, −1000 V, 85°C, surface grounded) or by being kept at room temperature without voltage bias for 9 months (after 14 days of PID stress). The explanation for this behavior is attributed to the drift or diffusion of the Na accumulated in the cells during PID away from the CIGS/CdS interface region, promoted by the applied bias in the opposite polarity or thermal energy. However, the occurrence of the recovery phenomenon at room temperature is not as clear. We tried to reverse the PID effects by reversing bias under the same conditions that were applied-that is, by connecting the samples to +1000 V in the climatic chamber at 85°C. DIV measurements were performed in this stage at smaller time intervals to closely monitor the evolution of the samples. Fig. 8 shows the case of PID stress applied to two frontgrounded samples: one SLG and the other BSG. Fig. 8(a) presents the recuperation of the SLG sample (test d in Table I) after PID stress of test c. The graphs present the 25°C DIV curves at the initial stage, after 336 h of PID stress, and after a recovery period of 7.5 h. The last DIV during PID stress at 85°C is also shown, together with the DIV curves when inverting the bias. It can be noted that the curves begin to improve with only 1 h at +1000 V. In less than 8 h, the sample has returned to almost its original performance, as seen in the final 25°C DIV curve.
The situation in the BSG is completely different. It was previously shown [see Fig. 3(b) ] that dark I-V curves show changes that cannot be attributed to PID, because they begin in the heatsoaking phase and continue when connected to high voltage, evidencing the development of series resistance in high area voltages because of the lower current at the same applied voltage. The reversal of polarity also produced changes when maintained for a long period of time, as shown in Fig. 8(b) , but the cells do not seem to recover their initial values. Furthermore, the increase of series resistance produced during heat soaking and under negative bias seems to continue under the subsequent positive bias, and it is especially noticeable in the final 25°C curve. In all tests, these types of samples with Eagle 2000 low-alkaline BSG have demonstrated changing cell performance when kept at 85°C and dark conditions.
For the most-damaging configuration (aluminum foil on the back side), inverting the bias to +1000 V also caused a recovery of the SLG samples in our tests, although the extent of it depends on the time it is maintained and the amount of degradation after the initial PID test. Samples progressively recover their performance-with a decrease in J 0 and R s that had increased because of PID, and an increase in R sh that was reduced because of PID. On the other hand, BSG samples do not show specific degradation due to applying high voltage, nor are they affected after the change in polarity.
IV. CONCLUSION
A heat-soak stabilization period followed by PID stress tests has been applied to CIGS samples with the same structure but different Na contents in their glass. Results show differences depending on the direction of the bias and the type of glass. The worst case configuration is when samples are backgrounded to −1000 V. In this configuration, SLG samples degrade rapidly, causing failure in 25 h. This behavior accords with Na + ions migrating from the glass substrate to the CIGS device, as was shown in a previous publication [8] and other studies that have also implicated Na + migration as the cause of PID in Si, CdTe, and CIGS modules [2] . This degradation mode causes an increase in diode saturation current and reduction in shunt resistance in these devices. BSG samples do not show rapid PID degradation in this test mode because of the higher resistivity of the glass compared to SLG. BSG samples, especially the ones with the Eagle 2000 glass, do show change that was initiated with dark-heat soaking and continues with the application of negative bias in the samples under test and with time in the chamber at high temperature. These changes produce an increase in series resistance.
When samples area front-grounded to −1000 V, SLG samples remained almost unaltered for more than 150 h, beginning their degradation gradually after that.
The inversion of back-grounded bias to +1000 V produces a gradual recovery in SLG samples, improving their performance in all parameters that had been degraded. BSG samples do not seem to reverse the changes produced in the test performed.
ACKNOWLEDGMENT Thank you to Karen Bowers, Carolyn Beall, and Kent Terwilliger for assisting in device fabrication and testing. Thank you to Corinne Packard from Colorado Mines Schools for her assistance in the visit to the National Renewable Energy Laboratory.
The views expressed in the article do not necessarily represent the views of the DOE or the U.S. Government. The U.S. Government retains and the publisher, by accepting the article for publication, acknowledges that the U.S. Government retains a nonexclusive, paid up, irrevocable, worldwide license to publish or reproduce the published form of this work, or allow others to do so, for U.S. Government purposes.
